

# A specific floating-body effect in fully depleted SOI MOSFETs with ultra-thin gate oxide

M. Cassé<sup>a,\*</sup>, J. Prétet<sup>b,c,1</sup>, S. Cristoloveanu<sup>b</sup>, T. Poiroux<sup>a</sup>,  
C. Raynaud<sup>a</sup>, G. Reimbold<sup>a</sup>

<sup>a</sup> CEA-DRT-LETI/DTS-CEA/GRE-17, rue des Martyrs, 38 054 Grenoble cedex 9, France

<sup>b</sup> IMEP (UMR CNRS/INPG/UJF)-ENSERG-23, rue des Martyrs, Grenoble 38016, France

<sup>c</sup> STMicroelectronics, 850 rue J. Monnet, Crolles 38926, France

## Abstract

Transconductance measurements are performed on advanced fully depleted SOI MOSFETs and reveal a new floating-body effect. Gate tunneling current is responsible for the body charging and may lead to the onset of a strong second peak in front-gate transconductance. This effect occurs at low drain voltage and can be modulated by the back gate bias. We have investigated the size and the temperature (down to 100 K) dependence of the peak magnitude. A qualitative analytical model describes the onset and experimental behavior of the second transconductance peak.

© 2004 Published by Elsevier B.V.

**Keywords:** Silicon-on-insulator; Tunneling; Floating-body effect

## 1. Introduction

Fully depleted (FD) SOI MOSFETs, combining very thin silicon films with ultra-thin gate oxides, are promising advanced devices. Parasitic floating-body effects (FBEs) are generally associated with partially depleted (PD) transistors. On the contrary, two conditions may be achieved in FD transistors which normally guarantee the absence of FBEs: full depletion, no impact ionization. Our work demonstrates that none of these conditions is

sufficient when the gate tunneling current becomes large enough to charge the body.

## 2. Experimental results and discussion

### 2.1. Transconductance measurements

Measurements were performed on advanced SOI transistors fabricated in CEA-LETI featuring 10–18 nm film thickness ( $t_{\text{si}}$ ), 2 nm thick gate oxide ( $t_{\text{ox1}}$ ), 400 nm thick buried oxide ( $t_{\text{BOX}}$ ). Fig. 1 shows the front-channel transconductance curves,  $g_{\text{m}}(V_{\text{G1}})$ , measured at low drain voltage, as the back-gate bias  $V_{\text{G2}}$  is driven from depletion to accumulation, for various *p*- and *n*-MOSFETs. The lateral shift of these curves was expected and

\* Corresponding author. Tel.: +33-438-789402; fax: +33-438-785054.

E-mail address: [jpretet@sorbier.cea.fr](mailto:jpretet@sorbier.cea.fr) (J. Prétet).

<sup>1</sup> Present address: LPCS (UMR INPG-CNRS), Enserg, BP 257, 22 rue des Martyres, Grenoble 38000, France.