|
|
||
|
|
|||
EUROSOI VIRTUAL JOURNAL
Title: Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
Autors: Sharma RK, Gupta R, Gupta M, Gupta RSTHEME: Device physics, modelling and simulation
Publication: IEEE TRANSACTIONS ON ELECTRON DEVICES
YEAR: 2009 MONTH: JUN
ISI Document Solution number: 449KT 10.1109/TED.2009.2019695
ABSTRACT: The dual-material double-gate (DMDG) silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistor (MOSFET) is the leading contender for sub-100-nm devices because it utilizes the benefits of both double-gate and dual-material-gate structures. One major issue of concern in the DMDG-MOSFET is the alignment between the top and the bottom gate that critically influences the device performance. In this paper, we have investigated the effects of gate misalignment in the DMDG SOI n-MOSFET. In this regard, analytical modeling and extensive simulations have been carried out to analyze the gate misalignment effects on device performance like surface potential, electric field, threshold voltage, subthreshold slope, drain-induced barrier lowering, drain current, and transconductance. Considering the fact that gate misalignment can occur on any side of the gate, both source- and drain-side misalignments have been discussed. Analytical and simulated results are found to be in good agreement, which authenticate our proposed model for the DMDG structure.
|
|
|---|
|
EUROSOI 2011 Granada |
|
EUROSOI 2010 Grenoble |
|
EUROSOI 2009 Chalmers |
|
EUROSOI 2008 Cork |
|
EUROSOI 2007 Leuven |
|
EUROSOI 2006 Grenoble |
|
EUROSOI 2005 Granada |
Pages viewed: 35640
Current Web Administrator: José Luis Padilla
.:: This web site is valid CSS and valid XHTML 1.1 ::.
Recommended screen resolution of 1024x768 or higher
